Providing a firm foundation in the design of digital systems using Verilog HDL, this book presents the complete Verilog language together with a wide variety of examples. It describes the different modeling constructs supported by Verilog with numerous examples designed in each chapter. Where applicable, a detailed review of the theory of the topic is presented together with the logic design principles. The book is intended to be a tutorial, and as such, is comprehensive and self contained. All designs are carried through to completion, nothing is left unfinished or partially designed. Each chapter includes numerous problems of varying complexity to be designed by the reader.