“In addition to the size of the scheduler cell, this approach might also limit the amount of cache as well as the memory bandwidth on multi-core processors with shared cache.”