Logic Design and Verification Using Systemverilog > Editions

by Donald Serrell Thomas First published June 10th 2014

Sort by
Format
Language
Editions
Showing 1-3 of 3
Logic Design and Verification Using Systemverilog
Logic Design and Verification Using Systemverilog (Paperback)
Published June 10th 2014 by Createspace Independent Pub
Paperback, 328 pages
Author(s):
ISBN:
9781500385781 (ISBN10: 1500385786)
ASIN:
1500385786
Edition language:
English
Average rating:
4.00 (2 ratings)
more details
Rate this book
Clear rating
1 of 5 stars2 of 5 stars3 of 5 stars4 of 5 stars5 of 5 stars
Logic Design and Verification Using SystemVerilog (Revised)
Logic Design and Verification Using SystemVerilog (Revised)
Published March 1st 2016 by CreateSpace Independent Publishing Platform
Revised, Paperback, 336 pages
Author(s):
ISBN:
9781523364022 (ISBN10: 1523364025)
ASIN:
1523364025
Edition language:
English
Average rating:
0.0 (0 ratings)
more details
Rate this book
Clear rating
1 of 5 stars2 of 5 stars3 of 5 stars4 of 5 stars5 of 5 stars
By Donald Thomas Logic Design and Verification Using SystemVerilog
By Donald Thomas Logic Design and Verification Using SystemVerilog (Paperback)
Published by Johns Hopkins University Press
Paperback, 0 pages
Author(s):
ASIN:
B00N3250PM
Edition language:
English
Average rating:
0.0 (0 ratings)
more details
Rate this book
Clear rating
1 of 5 stars2 of 5 stars3 of 5 stars4 of 5 stars5 of 5 stars

per page