Status Updates From The RISC-V Reader: An Open ...

The RISC-V Reader: An Open Architecture Atlas The RISC-V Reader: An Open Architecture Atlas
by


Status Updates Showing 1-30 of 36

order by

Roozbeh
Roozbeh is on page 15 of 200
Mar 01, 2025 09:51AM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Ivan Sarno
Ivan Sarno is on page 109 of 200
Oct 14, 2024 05:39AM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Vlad Gheorghiu
Vlad Gheorghiu is 18% done
Kinda biased in comparing RISC-V with ARM and x86. RISC-V is backed by a non-profit organization (also the writers of the book). The silicon dies of RISC-V processors are smaller than other ISAs.
Sep 15, 2024 07:55AM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Vlad Gheorghiu
Vlad Gheorghiu is 16% done
RISC-V is a modular ISA (it has a base set of instructions where other extensions can be added based on providing the best cost-performance for the system is used in). An incremental ISA (like x86), has backwards binary compatibility and every addition has to bring older (and maybe outdated) instructions alongside new ones (this is why x86 has ~1500 instructions now). Also plus points for the short book (192 pages).
Sep 15, 2024 12:11AM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Ivan Sarno
Ivan Sarno is on page 60 of 200
Jul 19, 2024 05:51AM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Ivan Sarno
Ivan Sarno is on page 33 of 200
Jul 18, 2024 07:02AM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Eddie
Eddie is on page 64 of 200
Mar 01, 2024 03:04PM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Mirkhoff
Mirkhoff is on page 50 of 200
Apr 16, 2023 02:04PM Add a comment
The RISC-V Reader: An Open Architecture Atlas

Mirkhoff
Mirkhoff is on page 30 of 200
Apr 16, 2023 05:07AM Add a comment
The RISC-V Reader: An Open Architecture Atlas

« previous 1